Active Topics Memberlist Calendar Search Help | |
Register Login |
One Stop Testing Forum : Software Testing @ OneStopTesting : Bug Report @ OneStopTesting |
Topic: Verification vs. Validation |
|
Author | Message | |||||||||||||||||
Rupali
Groupie Joined: 05Apr2007 Online Status: Offline Posts: 43 |
Topic: Verification vs. Validation Posted: 05Apr2007 at 3:52am |
|||||||||||||||||
Testing is a process of reducing risk by comparing "what is" against "what should be". Software verification is often confused with software validation. The difference between 'verification and validation:
In the electronics industry:
After prototyping, and after the product goes though the Design Refinement cycle when engineers revise and improve the design to meet performance and design requirements and specifications, objective, comprehensive Design Verification Testing (DVT) is performed to verify all product specifications, interface standards, OEM requirements, and diagnostic commands. Process (or Pilot) Verification Test (PVT) is a subset of Design Verification Tests (DVT) performed on pre-production or production units to Verify that the design has been correctly implemented into production. Edited by moderator - 26Apr2007 at 11:56pm Post Resume: Click here to Upload your Resume & Apply for Jobs |
||||||||||||||||||
IP Logged | ||||||||||||||||||
Forum Jump |
You cannot post new topics in this forum You cannot reply to topics in this forum You cannot delete your posts in this forum You cannot edit your posts in this forum You cannot create polls in this forum You cannot vote in polls in this forum |
© Vyom Technosoft Pvt. Ltd. All Rights Reserved.